Function core::arch::riscv64::srl16

pub fn srl16(a: usize, b: u32) -> usize

🔬This is a nightly-only experimental API. (stdsimd #48556)

Available on RISC-V RV64 only.

Logical right shift packed 16-bit elements without rounding up