pub fn srl16u(a: usize, b: u32) -> usize
stdsimd
Logical right shift packed 16-bit elements with rounding up